In this paper, new receiver concepts and CMOS circuits for future wireless communications standards are introduced. Tradeoffs between technology, performance and circuit choices of the RF front-end circuits are discussed. In particular, power consumption, noise figure and linearity trade-offs in low-noise amplifiers, mixers and oscillators are considered. The concepts derived are applied to a few classes of wireless communications standards that are broadband in nature at RF and/or require a broadband IF. Multi-mode, multi-band operation and adaptability as key requirements for future generation receivers are highlighted throughout the paper.
INTRODUCTION
Today the number of systems that use radio links is increasing quickly. In parallel to this, the number of standards for such systems is increasing very quickly as well. Such a fast growth of wireless communications standards creates new challenges for RF system and circuit designers. Many applications require multiple radio links, either for different purposes (e.g. Bluetooth in a cellular phone) or for compatibility with different systems at various locations (e.g. different types of cellular phone networks in different countries). In order to increase flexibility and functionality of the RF transceivers, RF designers are shifting towards cost-effective multi-standard solutions [1] , [2] . The challenge will be the design of a multi-mode, multi-band RF front-end that fulfills simultaneously many standards [3] , [4] . From the application perspective, the standards for cellular (personal) communication (GSM-850/GSM-900/DCS/PCS), the standards for wireless local area network (LAN) access (802.11a and 802.11b-g) and the standards for short-range communications (Bluetooth) could be, in principle, processed with one RF frontend and distributed selectivity. The assumption here is the presence of some weak form of RF filtering off-chip. The difficulty in the design of a multi-band RF front-end comes from the need of a performance control over different frequency ranges and different operation conditions. A high level of integration and avoiding the need for external discrete components will further reduce the costs, but this will make the design even more difficult. If the LNA is designed to support more operating frequencies, the control of the design parameters becomes more complex to keep the correct input matching at different frequencies without degrading the gain, the NF and the linearity. The first key enabler is a resistive feedback, broadband LNA, and an active BALUN that fulfils all the noise and linearity specs required by multistandard operation. The extensive use of negative feedback and the lack of integrated inductors result in broadband operation (850MHz-6GHz) and process invariance with small footprint. Another key enabler is a high linearity IQ mixer/LPF tandem with harmonic rejection. The LO generation is a part of the solution. The receiver can operate in zero-IF or low-IF mode depending of the desired standard. A flexible filter provides IF selectivity before A/D conversion. The receiver front-end can work as well at the lower part of the UWB spectrum and is closely related to the IF part of a multi Gb/s WPAN (IEEE802.15.3.c) receiver.
The bandwidth congestion and a spectral efficiency minded design philosophy has pushed the spectral efficiencies of the existing radio solutions beyond the robustness limit of 5bits/s/Hz. The assignment of free bandwidth in the millimeter-wave (mmwave) frequency range has sparked interest in using silicon RF integrated circuits for operation in those bands. The direct relationship between the channel capacity and bandwidth points toward less spectrally efficient radio solutions in the millimeter wave bands; additionally it opens a new era in the radio design where robustness is at stake. These radios are broadband in nature at IF and the techniques applied in the multi-mode, multi-band radio solutions can be applied as well to the IF part of a 60GHz receiver front-end. The second key enabler is a tunable IF filter (1.7GHz-6GHz) for a multi Gb/s WPAN (IEEE802.15.3.c) receiver. The filter employs the broadband LNA and the high linearity mixers of the first solution for amplification/bandwidth control and passive polyphase filters for selectivity.
The organization of the paper is as follows. In Section 2, the basic operation of the resistive-feedback LNA, BALUN and IQ mixer is described. The analysis of the gain, the noise figure and the linearity is presented. In Section 3 the LO generation and VCO trade-offs will be introduced. The tunable IF filter for an mm-wave receiver front-end is presented in Section 4. Section 5 is reserved for conclusions.
MULTI-BAND RECEIVER FRONT-END
The broadband receiver front-end is presented in Fig.1 . A broadband inductor-less LNA is the first building block in the RF chain. The active BALUN with some power gain converts the single-ended signal into a differential one. A harmonic reject mixer (HR) converts the RF signal to low/zero-IF and the output of the mixer is applied to a trans-impedance amplifier configured as a low-pass filter. An eight-phase generator provides the required LO phases to the HR mixer. The sampled-data filter ensures IF selectivity and has tunable bandwidth. A LNA with resistive feedback and a low NF in a frequency range of 0.5-6 GHz is introduced in [5] . However, this topology has higher supply voltage and high power dissipation (42 mW @ 2.7 V). In this work, a broadband, resistive feedback LNA with a low NF that can operate at a low supply voltage (1.2V) is proposed. The broadband inductor-less LNA with resistive feedback is depicted in Fig. 2 . The first stage in the feed-forward path of the LNA is a common source amplifier. A cascode transistor M n2 increases the output impedance and the reverse isolation of the common source amplifier M n1 . In the cascode amplifier the load resistor R d1 is stacked on top and all the DC current flows through this configuration. Therefore, at low supply voltage, the voltage drop across the load resistor and the transistors becomes critical and a PMOS transistor M p1 is used. Then, a part of the DC current flows through the PMOS transistor and the total AC current will ideally flow through the transistor M n2 and the load resistor. The second stage in the feed-forward path of the LNA is a voltage-tocurrent converter. The source follower M n3 -M n4 is a voltage-tovoltage converter. Hence, the voltage at the node C will track the output voltage of the first stage (V B ).
The current of the transistor M n3 is ideally constant and equal to I bias . The voltage signal V C is converted in a current on the R m , C m series combination and the transistor M n4 . A level-shifter provides the DC bias of Mn4. The current of the transistor M n4 is transferred to the transistor (M n5 ) of the output stage of the LNA. The output current is converted in a voltage on the load resistor R d2 . The feedback resistor R f is DC blocked by C f1 , while C f is used to control peaking at higher frequencies and also plays some role in S11. At moderate frequencies and for sufficiently high C m , the voltage gain can be approximated by:
( )
where A V0 is the voltage gain of the feedforward path of the LNA and A c the current gain of the last stage. The value of A V0 can be approximated by:
The voltage gain of the feed-forward path of the LNA can be increased by increasing the current gain between the second and third stage of the LNA (A c ), and by increasing the ratio of the load resistors in the third and the second stage. Towards lower Figure 2 : Simplified schematic of the broadband LNA frequencies the bandwidth of the LNA will extend by increasing R m *C m .At high frequencies, the parasitic capacitances of the transistors, especially from the first stage, will determine the 3-dB bandwidth of the broadband LNA. Increasing the bias current and decreasing the parasitic capacitances can enhance the bandwidth of the LNA. The input matching at moderate frequencies is set by:
For a sufficiently low value of the resistor R m and a low ratio R m /R d1 , the NF of the broadband LNA can be approximated by:
The variables g d01 and g pd01 are the drain conductances of the transistors M n1 and M p1 , respectively. In this case, the NF of the LNA will be determined by the noise of the first stage and the feedback resistor R f . For a high value of R m and a high R m /R d1 ratio, the noise of the second and the third stage will contribute to the total noise. The non-linearity of the LNA depends on many parameters. In the first stage, the non-linearity will be determined by the overdrive voltage of the transistor M n1 , and the voltage swing at the nodes A and B. Therefore, linearity of the first stage can be reduced by increasing the overdrive voltage of M n1 and keeping the transistors M n1 , M n2 and M p1 far from the linear region. In the second stage, the non-linearity will be determined by the voltage swing at the node C, the bias current I bias and the resistor R m . Hence, the linearity of the second stage can be improved by reducing the voltage swing at the node C, increasing R m and/or increasing I bias . The overdrive voltage of the transistor Mn5 and the voltage swing at the node D will determine the non-linearity of the third stage. From the analysis we can conclude that the NF of the circuit can be traded for a good linearity.
The power gain is ~22 dB, and the 3-dB bandwidth is 6 GHz. The best NF is 2.5 dB at 2.7 GHz and increases gradually at the end of the band up to 3.1 dB. The input matching (S11 < -10 dB) is achieved in the frequency range of 0.9÷7 GHz. For an input signal up to -30 dBm the IIP3 is -3 dBm.
An active BALUN (see Fig.3 ) converts the single ended signal from the LNA into a balanced signal required by the mixer. The RF input is AC coupled to the drain of the current source transistor Mn1. The OTA ensures a self-biasing mechanism of the BALUN, offset correction at the two differential outputs and enhances the IIP2 of the circuit. For better matching between 
VOLTAGE CONTROLLED OSCILLATORS
Radio transceivers for future generations of wireless communications will require high performance oscillator circuits. Good phase noise, large oscillation signal, and low current consumption are required from ever-lower supply voltages of downscaled silicon technologies [6] . Low supply voltages prohibit stacking of transistors and limit the voltage swing. Under these boundary conditions and for satisfying oscillator requirements for different communication standards of multifunctional wireless devices, new circuit topologies need to be devised.
Good phase-noise performance of oscillators can be preserved if the largest noise contributors are suppressed to the extent the voltage swing of the oscillation signal is reduced. For example, for widely used negative resistance LC-oscillators [7] , these are the transconductor and bias current source noise sources.
Furthermore, to account for the soft switching of the oscillator transconductor due to a smaller oscillation signal, the existing phase-noise models [8] of the oscillator circuits will have to be modified. Combining the properties of the relaxation [9] and LC oscillators, the oscillator shown in Fig.7 can be used in the wireless devices for future generations of communications as it provides good performance at low supply voltage. It comprises the LC-tank (inductor L and capacitor C), the transconductor (M1 and M2), the varactor (C V ), the bias current (mirror) source M3, and the degeneration resistors (Rx and Ry). The oscillator of Fig.  6 has a number of useful properties. Biased from a current mirror source Figure 6 : Voltage controlled oscillator (M3), the oscillator can be operated from a low supply voltage. The degeneration resistors Rx have a twofold role: they reduce the contribution of the transconductor noise sources to the phase noise of the oscillator in the limiting region (i.e., when only one g m -cell transistor is active); and they stabilize the quiescent bias point of the g m -cell transistors. The resistor values are chosen as a tradeoff between the swing of the oscillation signal, bias current (I BIAS ), and the level of suppression of the g m -cell noise. Lowquality variable capacitors are replaced by high-quality fixed capacitors (C) in the LC-tank, thereby reducing its conductance and oscillator current consumption for the same voltage swing. Oscillation frequency is fine-tuned by the varactors (C V ) in the emitters of the g m -cell transistors, which are controlled from a high-impedance source. A switched-capacitor bank could be used in the LC-tank for coarse tuning to multiple frequency bands and standards. Figure 7 shows the new concept of a tunable bandpass IF filter (1.7GHz-6GHz) for a near zero-IF, multi-Gb/s WPAN (IEEE802.15.3.c) receiver. In this particular case, the filter provides channel selectivity. This concept can be applied to multimode, multi-band receivers for IF selectivity. The filter comprises two broadband differential LNA's a sixth-order positive polyphase filter (PPF) a high linearity mixer section preceded by a low-pass filter and a negative polyphase filter (NPF). The principle of operation for the BPF is depicted in Fig.8 . Firstly, the RF signal at f RF is down-converted to near zero-IF at a frequency f IF . The PPF rejects the negative frequencies with more than 45-50dB. A fixed low-pass filter attenuates higher frequency bands before the mixing part. Thereafter, the signal is mixed to negative frequencies at -f IF and the NPF rejects the positive frequencies. The mixers are of HR types from Fig.5 with high linearity. The result is the desired channel. In fact, the bandwidth Figure 8 : BPF: Principle of operation of the filter can be adjusted with the crystal precision of the local oscillator. As the higher cut-off frequency of the BPF is fixed by the PPF and an extra series capacitor, the bandwidth control is very accurate, producing truly IF selectivity at GHz frequencies without an A/D converter and digital selectivity.
IF SELECTIVITY
The PPF part of the filter can be used for the clock generation of the HR mixer (see Fig.5 ).
CONCLUSION
We have presented a few receiver concepts and circuits for future wireless communications standards in a baseline CMOS process. The concepts derived are applied to some classes of wireless communications standards that are broadband in nature at RF and/or require a broadband IF. A multi-mode, multi-band receiver architecture was presented and new concepts and circuit topologies were highlighted throughout the paper. In particular, power consumption, noise figure and linearity trade-offs in lownoise amplifiers, mixers and oscillators were discussed. The last part of the paper concerns a continuous time tunable bandpass filter for a near zero-IF, Gb/s WPAN receiver. The filter is tuned with crystal precision in a continuous way from 1.7GHz to 6GHz and serves for channel selectivity. The same filter concept can be applied for IF selectivity in a multi-mode, multi-band receiver as a replacement for the sampled-data band-pass filters.
